PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing
-
Updated
Feb 22, 2023 - SystemVerilog
PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing
Add a description, image, and links to the in-network-compute topic page so that developers can more easily learn about it.
To associate your repository with the in-network-compute topic, visit your repo's landing page and select "manage topics."