A GPT-GNN based verilog netlist partitioner for 3D IC design
machine-learning
graph-partitioning
physical-design-automation
gpt-gnn
3d-ic-design
verilog-partitioning
-
Updated
Nov 14, 2022 - Verilog
A GPT-GNN based verilog netlist partitioner for 3D IC design
Add a description, image, and links to the 3d-ic-design topic page so that developers can more easily learn about it.
To associate your repository with the 3d-ic-design topic, visit your repo's landing page and select "manage topics."