tmeissner
Follow
🏠
Home-Office
FPGA-Engineer doing design and verification using VHDL, SystemVerilog, SVA and PSL.
- Dresden, Germany
- https://git.goodcleanfun.de
- @__tmeissner__
- xgcfx