Skip to content
View tinylabs's full-sized avatar

Highlights

  • Pro

Block or report tinylabs

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

This is a repository for the LibreSDR using the Artix 7 FPGA and AD9361

VHDL 5 1 Updated Oct 2, 2024

Additional modes for imx335 sensor driver.

C 5 2 Updated Feb 15, 2024

NRSC-5 receiver for rtl-sdr

C 797 100 Updated Aug 15, 2024

Python SDK for GE smart appliances

Python 43 30 Updated Jun 23, 2024

Retrieval Augmented Generation (RAG) chatbot powered by Weaviate

TypeScript 6,143 657 Updated Sep 23, 2024

A list of Free Software network services and web applications which can be hosted on your own servers

198,640 9,568 Updated Oct 12, 2024

Proxmox VE arm64 riscv64 loongarch64

745 38 Updated Jun 24, 2024

A toolkit for patching HPE's iLO 4 Firmware with access to previously inaccessible utilities

Shell 347 46 Updated Sep 11, 2024

Experiments with cheap Linux cameras

Shell 116 26 Updated Aug 15, 2023

A Python library to access and program Renesas GreenPak SPLD's.

Python 7 3 Updated Jul 28, 2024

Control and status register code generator toolchain

Python 93 23 Updated Sep 3, 2024

BaseJump STL: A Standard Template Library for SystemVerilog

SystemVerilog 511 98 Updated Oct 10, 2024

A practical and functional demonstration of facial recognition using TensorFlow on the Google Coral dev board

Python 23 4 Updated Jul 2, 2020

Bluetooth HID hub

Python 307 50 Updated Sep 1, 2024

Haptic input knob with software-defined endstops and virtual detents

C++ 19,179 1,106 Updated Feb 19, 2024

SystemVerilog support for Yosys

Verilog 160 21 Updated Oct 14, 2024

SystemVerilog to Verilog conversion

Haskell 543 52 Updated Sep 29, 2024

An advanced SAT solver

C++ 817 182 Updated Oct 10, 2024

Grain of Salt equation generator

C 16 5 Updated May 6, 2022

Common SystemVerilog components

SystemVerilog 503 144 Updated Oct 9, 2024

Xilinx Tcl Store

Tcl 344 187 Updated Oct 11, 2024

Open-source firmware for resin printers

Rust 211 21 Updated Feb 9, 2023

Package manager and build abstraction tool for FPGA/ASIC development

Python 1,174 243 Updated Oct 7, 2024

Universal utility for programming FPGA

C++ 1,191 253 Updated Oct 10, 2024

Aggegration of ARM Cortex-M (and other) CMSIS SVDs and related tools

Python 1,071 269 Updated Oct 14, 2024

Pano Logic G2 Reverse Engineering Project

Verilog 137 21 Updated May 13, 2021