Skip to content
View tinylabs's full-sized avatar

Highlights

  • Pro

Block or report tinylabs

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

This is a repository for the LibreSDR using the Artix 7 FPGA and AD9361

VHDL 9 2 Updated Oct 2, 2024

Additional modes for imx335 sensor driver.

C 5 2 Updated Feb 15, 2024

NRSC-5 receiver for rtl-sdr

C 804 100 Updated Aug 15, 2024

Python SDK for GE smart appliances

Python 45 31 Updated Nov 3, 2024

Retrieval Augmented Generation (RAG) chatbot powered by Weaviate

TypeScript 6,336 684 Updated Nov 7, 2024

A list of Free Software network services and web applications which can be hosted on your own servers

203,558 9,711 Updated Nov 18, 2024

Proxmox VE arm64 riscv64 loongarch64

832 44 Updated Nov 16, 2024

A toolkit for patching HPE's iLO 4 Firmware with access to previously inaccessible utilities

Shell 358 46 Updated Sep 11, 2024

Experiments with cheap Linux cameras

Shell 118 27 Updated Aug 15, 2023

A Python library to access and program Renesas GreenPak SPLD's.

Python 7 3 Updated Jul 28, 2024

Control and status register code generator toolchain

Python 105 24 Updated Sep 3, 2024

BaseJump STL: A Standard Template Library for SystemVerilog

SystemVerilog 526 99 Updated Nov 18, 2024

A practical and functional demonstration of facial recognition using TensorFlow on the Google Coral dev board

Python 24 4 Updated Jul 2, 2020

Bluetooth HID hub

Python 309 50 Updated Nov 1, 2024

Haptic input knob with software-defined endstops and virtual detents

C++ 19,351 1,109 Updated Feb 19, 2024

SystemVerilog synthesis tool

Verilog 169 22 Updated Nov 18, 2024

SystemVerilog to Verilog conversion

Haskell 562 55 Updated Oct 27, 2024

An advanced SAT solver

C++ 823 184 Updated Oct 25, 2024

Grain of Salt equation generator

C 16 5 Updated May 6, 2022

Common SystemVerilog components

SystemVerilog 518 144 Updated Nov 18, 2024

Xilinx Tcl Store

Tcl 348 188 Updated Nov 18, 2024

Open-source firmware for resin printers

Rust 217 21 Updated Feb 9, 2023

Package manager and build abstraction tool for FPGA/ASIC development

Python 1,205 246 Updated Nov 7, 2024

Universal utility for programming FPGA

C++ 1,218 263 Updated Nov 13, 2024

Aggegration of ARM Cortex-M (and other) CMSIS SVDs and related tools

Python 1,082 269 Updated Oct 23, 2024

Pano Logic G2 Reverse Engineering Project

Verilog 138 21 Updated May 13, 2021