Tiny RISCV CPU. Originally based on Sarah L. Harris MIPS CPU ("Digital Design and Computer Arhitecture" by David Money Harris and Sarah L Harris) and schoolMIPS project. Supports only a subset of RISCV commands.
forked from zhelnio/schoolRISCV
-
Notifications
You must be signed in to change notification settings - Fork 0
CPU microarchitecture, step by step
License
tchn11/schoolRISCV
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
About
CPU microarchitecture, step by step
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Languages
- Makefile 38.3%
- Verilog 31.5%
- Tcl 28.0%
- Assembly 1.0%
- Python 0.6%
- SystemVerilog 0.6%