- 👋 Hi, I’m @sidhantp1906
- 👀 I’m interested in VLSI Systom on chip design
- 🌱 I’m currently a student with enthusiasm in digital VLSI
- 💞️ I’m looking to collaborate with VLSI teams/companies
- 📫 reach me ..through linkedin -sidhant priyadarshi
🎯
Focusing
Hey Folk's,
I am Sidhant Priyadarshi working as a Senior GPU Design Verification Engineer at Samsung.
-
KLE Technological University
- bihar
- linkedin.com/in/sidhant-priyadarshi-028612185/
Block or Report
Block or report sidhantp1906
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abusePopular repositories
-
4-Request-First-Come-First-Serve-Arbiter
4-Request-First-Come-First-Serve-Arbiter Public4 request first come first serve arbiter design using verilog HDL
-
binary-to-csd
binary-to-csd Publicverilog code to covert binary number into canonical signed digit(csd)
Verilog 2
-
RTC-Real-Time-Clock-
RTC-Real-Time-Clock- PublicDesign of real time clock(RTC) using Verilog HDL
Verilog 2
-
Adcanced_Digital_Logic_Design-01fe19bec187
Adcanced_Digital_Logic_Design-01fe19bec187 PublicLab projects using Verilog HDL
Verilog 2
-
csd-multiplier-using-booth-technique
csd-multiplier-using-booth-technique Publiccsd multiplier using booth technique in which i have converted binary multiplier into csd and multiplicand is binary.
Verilog 1
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.