Skip to content
View secworks's full-sized avatar
🙃
Crypto in Verilog, Python, C and Go.
🙃
Crypto in Verilog, Python, C and Go.
Block or Report

Block or report secworks

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

age plugin for keeping keys with a TKey USB security key

Go 22 Updated Jun 17, 2024

Utility for testing random and pseudorandom sequences, either as bytes or bit streams, reporting entropy, mean value, serial correlation, chi square, and Monte Carlo estimate of an value, serial co…

C 69 16 Updated Jan 25, 2024

SystemVerilog support for Yosys

Verilog 146 19 Updated Jul 10, 2024

Fem små hus v2, also known as Robust Internet.

TeX 6 1 Updated May 14, 2024

Interactive ChipWhisperer tutorials using Jupyter notebooks.

Jupyter Notebook 209 66 Updated Jun 4, 2024

Optimizing Small memory C Compiler Assembler and Runtime for C64

C++ 248 19 Updated Jul 10, 2024

A collection of common (interesting) cryptographic mistakes and learning resources.

HTML 312 23 Updated Mar 3, 2024

A header-only library that applies various tests to sequences of bytes stored in files and reports the results of those tests. The class is useful for evaluating pseudorandom number generators for …

C++ 3 Updated Jun 27, 2023

Verilog Hardware Design of Ascon v1.2

SystemVerilog 18 4 Updated Aug 31, 2023

Drawio => VHDL and Verilog

CSS 50 8 Updated Oct 15, 2023

RISC-V Opcodes

Python 1 Updated Sep 16, 2023

Create PCBs using a simplfiied graphics language

Python 32 1 Updated Jul 6, 2024

Finka is the VexRiscv based SoC in Blackwire responsible for WireGuard session management

Scala 2 2 Updated Aug 16, 2023

Blackwire SpinalHDL components implementing WireGuard primitives

Scala 6 2 Updated Aug 16, 2023

BrightAI B.V. open sources its Blackwire RTL FPGA smartNIC implementation of WireGuard

44 2 Updated Aug 21, 2023

Caliptra IP and firmware for integrated Root of Trust block

107 28 Updated Jul 10, 2024

A FPGA implementation of the NTP and NTS protocols

Verilog 51 16 Updated May 31, 2023

Vendor signing and user verification of TKey genuineness

Go 40 2 Updated Jul 11, 2024

Post-quantum crypto library for the ARM Cortex-M4

C 277 68 Updated Jul 4, 2024

A command line tool and library for transferring data with URL syntax, supporting DICT, FILE, FTP, FTPS, GOPHER, GOPHERS, HTTP, HTTPS, IMAP, IMAPS, LDAP, LDAPS, MQTT, POP3, POP3S, RTMP, RTMPS, RTSP…

C 34,840 6,281 Updated Jul 11, 2024

SSH Agent for TKey, the flexible open hardware/software USB security key 🔑

Go 122 14 Updated Jul 3, 2024

Encrypted file storage powered by the Tillitis TKey

C 6 Updated Jul 4, 2024

Resumes generated using the GitHub informations

JavaScript 61,699 1,345 Updated Feb 15, 2023

Minimal AES-128 encryption. Suitable for small embedded systems. Including an on-the-fly key schedule variant for minimal RAM usage.

C 67 9 Updated Jun 24, 2022

Verilator open-source SystemVerilog simulator and lint system

C++ 2,306 559 Updated Jul 11, 2024

Drop In USB CDC ACM core for iCE40 FPGA

Verilog 32 3 Updated Sep 5, 2021

Virtual Development Board

C 56 6 Updated Nov 26, 2021
Verilog 1 Updated Apr 27, 2021

Public malware techniques used in the wild: Virtual Machine, Emulation, Debuggers, Sandbox detection.

C++ 5,654 1,151 Updated Mar 18, 2024

CERT Kaiju is a binary analysis framework extension for the Ghidra software reverse engineering suite. This repository is a "mirror" -- please file tickets, bug reports, or pull requests at the ups…

Java 122 30 Updated Jun 11, 2024
Next