Skip to content
View scutwengxinqian's full-sized avatar
Block or Report

Block or report scutwengxinqian

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. orpsoc orpsoc Public

    An OpenRISC based SoC platform. This work is based on git:https://openrisc.net/stefan/orpsoc

    Verilog 1

  2. epp epp Public

    Forked from winston2tim/epp

    上海车牌 辅助 拍牌 软件

    C++

  3. scutwengxinqian.github.io scutwengxinqian.github.io Public

    Ruby

  4. annotate_ifdef annotate_ifdef Public

    Annotate C/Verilog/Makefile to view ifdef hierarchy clearly.

    Perl