Skip to content
View rmetchev's full-sized avatar

Block or report rmetchev

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

CLIP (Contrastive Language-Image Pretraining), Predict the most relevant text snippet given an image

Jupyter Notebook 25,669 3,291 Updated Jul 23, 2024

Send video/audio over HDMI on an FPGA

SystemVerilog 1,088 112 Updated Feb 3, 2024

HW JPEG decoder wrapper with AXI-4 DMA

Verilog 31 6 Updated Oct 25, 2020

FPGA project source code to interface HDMI Receiver with SX3 without frame buffer implementation to support video resolutions of up to 1080p 60fps.

Verilog 5 1 Updated Apr 4, 2021

Machine learning from scratch

Jupyter Notebook 1,049 53 Updated Nov 1, 2024

A fast compressor/decompressor

C++ 6,145 983 Updated Aug 18, 2024

AV1 / VP9 Bitstream Analyzer

TypeScript 223 46 Updated May 16, 2023

JPEG Encoder Verilog

Verilog 71 33 Updated Oct 31, 2022

LLM101n: Let's build a Storyteller

29,576 1,620 Updated Aug 1, 2024

A camera ISP (image signal processor) pipeline that contains modules with simple to complex algorithms implemented at the application level.

Python 104 27 Updated Sep 4, 2024

mp4 file analyser written in Python

Python 88 16 Updated Aug 3, 2024
Python 20 10 Updated Jun 20, 2024

A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video pipeline with remote connectivity. For Sony, Series7 & open …

SystemVerilog 22 5 Updated Oct 31, 2024

Opensource software/hardware platform to build edge AI solutions deployed on FPGA or custom ASIC hardware.

C++ 232 31 Updated Aug 21, 2024

Quick introduction to reverse engineering for beginners

Assembly 69 763 Updated Mar 15, 2013

"Reverse Engineering for Beginners (RE4B)" free book

TeX 16 6 Updated Apr 10, 2022

Encoder JPEG on FPGA (verilog)

Verilog 7 2 Updated Feb 9, 2016
Verilog 15 6 Updated Jul 23, 2018

High throughput JPEG decoder in Verilog for FPGA

Verilog 210 42 Updated Mar 5, 2022

Test designs for various primitives supported by openXC7

Verilog 6 1 Updated Oct 13, 2024

JPG Encoder/Decoder

C++ 42 9 Updated Jul 9, 2024

A Python program that compresses raw images based on the JPEG compression algorithm.

Python 39 6 Updated Dec 30, 2023

The complete codebase for Frame

C 227 45 Updated Oct 29, 2024

Literature for the self-taught AI practitioner! 📚

1,080 332 Updated May 24, 2024

Python Filter Design Analysis Tool

Python 649 93 Updated Oct 31, 2024

Notes from books and other interesting things that I've read. Table of contents at the end 👇

3,939 757 Updated Mar 16, 2023

List of awesome open source hardware tools, generators, and reusable designs

Python 1,893 172 Updated Aug 31, 2024

Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board

C++ 27 2 Updated May 15, 2023
Next