Skip to content

Commit

Permalink
[synth] Increase FPU latency.
Browse files Browse the repository at this point in the history
  • Loading branch information
luca-valente committed Nov 6, 2021
1 parent 4c9a3ad commit 6776687
Show file tree
Hide file tree
Showing 2 changed files with 9 additions and 8 deletions.
16 changes: 8 additions & 8 deletions rtl/include/riscv_defines.sv
Original file line number Diff line number Diff line change
Expand Up @@ -394,14 +394,14 @@ parameter C_FPNEW_FMTBITS = fpnew_pkg::FP_FORMAT_BITS;
parameter C_FPNEW_IFMTBITS = fpnew_pkg::INT_FORMAT_BITS;

// Latency of FP operations: 0 = no pipe registers, 1 = 1 pipe register etc.
parameter int unsigned C_LAT_FP64 = 'd0;
parameter int unsigned C_LAT_FP32 = 'd0;
parameter int unsigned C_LAT_FP16 = 'd0;
parameter int unsigned C_LAT_FP16ALT = 'd0;
parameter int unsigned C_LAT_FP8 = 'd0;
parameter int unsigned C_LAT_DIVSQRT = 'd1; // divsqrt post-processing pipe
parameter int unsigned C_LAT_CONV = 'd0;
parameter int unsigned C_LAT_NONCOMP = 'd0;
parameter int unsigned C_LAT_FP64 = 'd1;
parameter int unsigned C_LAT_FP32 = 'd1;
parameter int unsigned C_LAT_FP16 = 'd1;
parameter int unsigned C_LAT_FP16ALT = 'd1;
parameter int unsigned C_LAT_FP8 = 'd1;
parameter int unsigned C_LAT_DIVSQRT = 'd2; // divsqrt post-processing pipe
parameter int unsigned C_LAT_CONV = 'd1;
parameter int unsigned C_LAT_NONCOMP = 'd1;

// General FPU-specific defines

Expand Down
1 change: 1 addition & 0 deletions rtl/riscv_core.sv
Original file line number Diff line number Diff line change
Expand Up @@ -28,6 +28,7 @@
// and the FPU //
// //
////////////////////////////////////////////////////////////////////////////////
`timescale 1ps/1ps

import apu_core_package::*;

Expand Down

0 comments on commit 6776687

Please sign in to comment.