Skip to content

Commit

Permalink
Submodule update
Browse files Browse the repository at this point in the history 
* phoenix-rtos-devices b8885c5...cc28524 (1):
  > zynq7000-uart: fix race condition

* phoenix-rtos-kernel d50d1c3...47ac14e (6):
  > riscv64: sync cores only if SMP is enabled
  > riscv64: shootdown TLB through SBI
  > hal/cpu: add hal_cpuSmpSync function
  > riscv64: add SMP support
  > proc: add PGHD_READ attribute where necessary
  > riscv64/interrupts: enable FPU on compressed FP instructions

* plo 8e760cc...5bf3ca4 (2):
  > cmds/kernel: fix condition for saving kernel's beginning address
  > hal/riscv64: adapt to multicore
  • Loading branch information
@agkaminski @gerard5
agkaminski authored and gerard5 committed Jun 25, 2024
1 parent 92de94d commit 8d7aec5
Show file tree
Hide file tree
Showing 3 changed files with 3 additions and 3 deletions.
2 changes: 1 addition & 1 deletion phoenix-rtos-devices
Submodule phoenix-rtos-devices updated 1 files
+2 −2 tty/zynq7000-uart/zynq7000-uart.c
2 changes: 1 addition & 1 deletion phoenix-rtos-kernel
Submodule phoenix-rtos-kernel updated 31 files
+6 −0 hal/armv7a/cpu.c
+5 −0 hal/armv7m/cpu.c
+5 −0 hal/armv8m/cpu.c
+3 −0 hal/cpu.h
+6 −0 hal/ia32/cpu.c
+4 −2 hal/riscv64/Makefile
+76 −23 hal/riscv64/_init.S
+99 −42 hal/riscv64/_interrupts.S
+38 −28 hal/riscv64/arch/cpu.h
+7 −2 hal/riscv64/arch/interrupts.h
+9 −11 hal/riscv64/arch/pmap.h
+4 −4 hal/riscv64/arch/spinlock.h
+129 −18 hal/riscv64/cpu.c
+4 −2 hal/riscv64/exceptions.c
+24 −16 hal/riscv64/hal.c
+31 −23 hal/riscv64/interrupts.c
+20 −12 hal/riscv64/plic.c
+8 −1 hal/riscv64/plic.h
+174 −116 hal/riscv64/pmap.c
+23 −9 hal/riscv64/riscv64.h
+55 −2 hal/riscv64/sbi.c
+31 −0 hal/riscv64/sbi.h
+16 −18 hal/riscv64/spinlock.c
+9 −12 hal/riscv64/timer.c
+5 −0 hal/sparcv8leon3/cpu.c
+1 −1 include/arch/riscv64/syspage.h
+1 −1 proc/msg.c
+5 −0 proc/process.c
+1 −1 proc/threads.c
+9 −13 proc/userintr.c
+1 −1 vm/page.c
2 changes: 1 addition & 1 deletion plo
Submodule plo updated 8 files
+1 −1 cmds/kernel.c
+14 −4 hal/riscv64/_init.S
+10 −0 hal/riscv64/cpu.h
+5 −5 hal/riscv64/generic/hal.c
+5 −5 hal/riscv64/interrupts.c
+4 −3 hal/riscv64/plic.c
+3 −0 hal/riscv64/plic.h
+1 −38 hal/riscv64/timer.c

0 comments on commit 8d7aec5

Please sign in to comment.