Skip to content
View pansygrass's full-sized avatar
Block or Report

Block or report pansygrass

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. ecc ecc Public

    Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrated Circuits.

    Verilog 38 20

  2. NOC NOC Public

    Forked from hoangt/NOC

    SystemVerilog Network On Chip for Computer Hardware Design Class

    Verilog 1 2

  3. py-fft-example-1 py-fft-example-1 Public

    Python

  4. ASIC-Design ASIC-Design Public

    Forked from hoangt/ASIC-Design

    Digital signal processing that can minimize the bit-rate without degradation in the signal quality is highly desirable. In telecommunication, speech compression is one of the main application where…

    Tcl

  5. SpaceWireRMAPTargetIP SpaceWireRMAPTargetIP Public

    Forked from shimafujigit/SpaceWireRMAPTargetIP

    VHDL

  6. SpaceWireCODECIP_100MHz SpaceWireCODECIP_100MHz Public

    Forked from shimafujigit/SpaceWireCODECIP_100MHz

    VHDL