In this project, the data is transferred from the generator to the AD9226 ADC, digitized, accepted by the FPGA Cyclone 5 (5CEFA2F23I7) and sent to the computer using the w5500 chip. The project provides testbench, which can be run by going to the directory with the project and using the run_simulation.tcl script. In this case, lines from 100 to 110 must be commented out in the w5500_fpga (top-level module). Separate project modules are also tested. Test modules can be found in the simulation folder. The project is taken as a basis: https://github.com/harout/concurrent-data-capture
forked from GasilinDV/ad9226_cyclone5_w5500
-
Notifications
You must be signed in to change notification settings - Fork 0
License
nuni38317/ad9226_cyclone5_w5500
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
Name | Name | Last commit message | Last commit date | |
---|---|---|---|---|
Repository files navigation
About
No description, website, or topics provided.
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published
Languages
- SystemVerilog 74.5%
- Stata 22.1%
- Tcl 3.3%
- Shell 0.1%