Porting MiSTer FPGA Cores to Arrow SoCKit, DE10-Standard and DE1-SoC
- Sabadell/BCN (Catalunya), ES
- paypal.me/noemiabril
- @noemi_abril
- https://www.patreon.com/noemiabril
- @noemiabril
Block or Report
Block or report noemiabril
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abusePopular repositories Loading
-
Minimig-AGA_MiSTer-DE10-Standard
Minimig-AGA_MiSTer-DE10-Standard PublicAmiga AGA Core for MiSTer DE10-Standard
Verilog 2
-
-
RouterOSv7-Scripts
RouterOSv7-Scripts PublicROS 7.1 with Orange TV on Port 2 as Static IP 192.168.40.2 Using IGMP Proxy
RouterOS Script 1
-
Minimig-AGA_SoCkit
Minimig-AGA_SoCkit PublicForked from somhi/Minimig-AGA_SoCkit
Minimig for SoCkit (MiSTer)
Verilog 1
-
-
Minimig-AGA_MiSTer-Arrow_SoCkit
Minimig-AGA_MiSTer-Arrow_SoCkit PublicMinimig AGA for Arrow SoCkit
Verilog 1
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.