My created fpga verilog samples.
All samples compiled and tested on Altera Cyclone IV EP4CE6 development board.
Please note,"0" is active state on my development board pin.
for example:
led_pin=1'b0;//led is on now
led_pin=1'b1;//led is off now
-
Notifications
You must be signed in to change notification settings - Fork 0
nobotro/my-created-fpga-verilog-samples
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
my created fpga verilog samples.
Topics
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published