Skip to content
View nirajnsharma's full-sized avatar

Organizations

@HPC-Lab-IITB

Block or report nirajnsharma

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. bluespec/Piccolo bluespec/Piccolo Public

    RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)

    Verilog 304 49

  2. bluespec/Flute bluespec/Flute Public

    RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance

    Bluespec 349 55

  3. HPC-Lab-IITB/Clarinet HPC-Lab-IITB/Clarinet Public

    A RISC-V processor written in BSV, based on the Flute core. Has support for integrating tightly-coupled accelerators, and for integrating custom functional units like posit arithmetic units.

    Bluespec 19 6