Skip to content
View nietzhuang's full-sized avatar
31 followers · 47 following

Achievements

Achievement: Starstruck

Achievements

Achievement: Starstruck

Highlights

  • Pro
Block or Report

Block or report nietzhuang

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
nietzhuang/README.md

https://github.com/nietzhuang

Welcome my friends 👋 !!

  • I'm Jyun-Siou Huang (黃俊修), you can call me Nietz (I named it 'cause I'm into existentialism).
  • I research Hardware accelerators on AI/ML field, which involve many, such as ASIC/FPGA hardware implementation, hardware modelling, workload scheduling, and etc. You can see my interested papers (here)
  • Currrently, I'm a PhD student at National Tsing Hua University, Taiwan. Welcome to contact me if you have the same research interests with me.
  • Besides, I play the violin, enjoying Classics and Jazz in my leisure time. If you wish, follow my social media and make friends.

nietzhuang GitHub Gmail LinkedIn Facebook Instagram




My Github Stats Top used Languages

Pinned Loading

  1. Cycle-accurate-Eyeriss-model Cycle-accurate-Eyeriss-model Public

    A scalable Eyeriss model in SystemC.

    C++ 18 3

  2. RISC-V-SoC-Design RISC-V-SoC-Design Public

    Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.

    SystemVerilog 11

  3. AIML-random-resources AIML-random-resources Public

    This repository collects lots of useful resources sharing from AI/ML Community discord server.

    9

  4. 2019-CIC-Contest---Image-Convolutional-Circuit-Design 2019-CIC-Contest---Image-Convolutional-Circuit-Design Public

    2019 CIC contest preliminary topic

    Verilog 6