Skip to content
View natanbc's full-sized avatar
💭
git push --force
💭
git push --force

Highlights

  • Pro

Organizations

@Mantaro
Block or Report

Block or report natanbc

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Collected resources and getting started with Azure PCIe FPGA device

7 1 Updated May 29, 2023

JTAG driver library for FT323h for quartus on Windows

C 4 Updated May 21, 2023

High Speed Data Acquisition over HDMI - Userspace library

C 109 10 Updated Jun 2, 2024

A 1.7kW USB-C PD power supply

C++ 85 Updated Jan 4, 2024

Manage WhatsApp .crypt12, .crypt14 and .crypt15 files.

Python 552 74 Updated Jun 30, 2024

Open-source digital stylus using camera tracking and inertial measurements

Python 1,001 45 Updated Nov 27, 2023

System on Chip toolkit for Amaranth HDL

Python 73 25 Updated Jul 23, 2024

Info and a logging script for the AN9002 multimeter

Python 9 2 Updated Jun 14, 2022

Learning FPGA, yosys, nextpnr, and RISC-V

C++ 2,467 237 Updated May 11, 2024

A multi-arch assembly REPL and emulator for your command line.

Python 300 14 Updated Jul 22, 2023

Experimental flows using nextpnr for Xilinx devices

C++ 36 10 Updated Jul 9, 2024

Board definitions for Amaranth HDL

Python 103 108 Updated Jul 24, 2024

A modern hardware definition language and toolchain based on Python

Python 1,508 168 Updated Jul 27, 2024

A simple, easy-to-use JPEG library

C++ 6 1 Updated Feb 9, 2023

High throughput JPEG decoder in Verilog for FPGA

Verilog 199 39 Updated Mar 5, 2022
MATLAB 17 5 Updated Nov 11, 2013

Project for an RPU RISC-V system on chip implementation on the Digilent Arty S7-50 FPGA development board.

VHDL 36 5 Updated Oct 5, 2020

Universal Serial Rust; a pure-rust library for working with USB devices

Rust 103 2 Updated Jan 30, 2023

This project aims to implement a full SDRAM controller for Altera DE2-115 FPGA

VHDL 9 Updated Nov 24, 2014

Source code of a multiple series of tutorials about the hypervisor. Available at: https://rayanfam.com/tutorials

C 2,140 294 Updated Jul 13, 2024

VRoom! RISC-V CPU

Verilog 465 21 Updated Jul 28, 2023

Mold: A Modern Linker 🦠

C++ 13,847 455 Updated Jul 31, 2024

A syntax-highlighting pager for git, diff, grep, and blame output

Rust 21,522 362 Updated Jul 30, 2024

Simulating shitty network connections so you can build better systems.

Go 10,274 382 Updated Apr 28, 2024

TCP port scanner, spews SYN packets asynchronously, scanning entire Internet in under 5 minutes.

C 23,057 3,026 Updated Jun 7, 2024

Convert animated GIFs to shell programs!

TypeScript 10 2 Updated Feb 26, 2024

High Performance data structures and utility methods for Java

Java 2,792 396 Updated Jul 29, 2024

Run a VPN with global exit nodes with fly.io, tailscale and github!

Dockerfile 1,516 87 Updated Jul 21, 2024

Please do not use this.

Rust 169 10 Updated Jul 4, 2021

A curated list of my favourite music DSP and audio programming resources

2,482 83 Updated Mar 29, 2024
Next