Skip to content
View nandland's full-sized avatar
Block or Report

Block or report nandland

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
  • spi-slave Public

    SPI Slave for FPGA in Verilog and VHDL

    Verilog 163 68 MIT License Updated May 11, 2024
  • Verilog and VHDL for book

    VHDL 35 9 MIT License Updated Nov 21, 2023
  • spi-master Public

    SPI Master for FPGA - VHDL and Verilog

    VHDL 236 94 MIT License Updated Aug 22, 2023
  • nandland Public

    All code found on nandland is here. underconstruction.gif

    Verilog 293 70 Updated Aug 21, 2022
  • UART Public

    UART in Verilog and VHDL

    Verilog 9 MIT License Updated Aug 21, 2022
  • bus16 Public

    Verilog 2 MIT License Updated Jun 27, 2022
  • lfsr Public

    Linear Feedback Shift Register in VHDL and Verilog

    VHDL 4 1 MIT License Updated May 20, 2022
  • memory Public

    Single Port RAM, Dual Port RAM, FIFO

    VHDL 16 4 MIT License Updated May 17, 2022
  • Demo project showing Go Board interfacing to PmodKYPD with state machine logic.

    Verilog 2 MIT License Updated Nov 25, 2020
  • FPGA with RN4871 PMOD Bluetooth Card from Digilent

    Verilog 5 Updated Oct 13, 2020
  • Go Board FPGA Project for Ambient Light Sensor in VHDL and Verilog

    VHDL 7 3 MIT License Updated Apr 20, 2019
  • python-msp430-tools for TelosB, Z1 and WisMote

    Python 1 BSD 3-Clause "New" or "Revised" License Updated Dec 11, 2013