Skip to content
/ Gates-Verilog-HDL Public

This repository contains a collection of basic digital logic gates implemented in Verilog HDL (Hardware Description Language).

0 stars 0 forks Branches Tags Activity
Star
Notifications You must be signed in to change notification settings

manuemmanuel/Gates-Verilog-HDL

BranchesTags

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

7 Commits
AND_GATE.v
AND_GATE.v
 
 
NAND_GATE.v
NAND_GATE.v
 
 
NOR_GATE.v
NOR_GATE.v
 
 
NOT_GATE.v
NOT_GATE.v
 
 
OR_GATE.v
OR_GATE.v
 
 
README.md
README.md
 
 

Repository files navigation

Gates-Verilog

This repository contains a collection of basic digital logic gates implemented in Verilog HDL (Hardware Description Language). These include:

  • AND
  • OR
  • NOT
  • NAND
  • NOR

These gates can be used as building blocks for more complex digital circuits.

About

This repository contains a collection of basic digital logic gates implemented in Verilog HDL (Hardware Description Language).

Topics

verilog and verilog-hdl nand or not gates nor

Resources

Readme
Activity

Stars

0 stars

Watchers

1 watching

Forks

0 forks
Report repository

Releases

No releases published

Packages

 
 
 

Languages