Skip to content
View lovely-Yl's full-sized avatar
0 followers · 1 following
Block or Report

Block or report lovely-Yl

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Lists (1)

Sort Name ascending (A-Z)
Sort by
Name ascending (A-Z) Name descending (Z-A) Newest Oldest Last updated
Beta Lists are currently in beta. Share feedback and report bugs.

Stars

Type: All
Language
Sort by: Recently starred
Showing results

Verdvana / Async_FIFO

位宽和深度可定制的异步FIFO

SystemVerilog 10 7 Updated May 29, 2024

sin-x / FPGA

数字IC相关资料

870 265 Updated Nov 17, 2020

haoel / leetcode

LeetCode Problems' Solutions

C++ 17,525 4,905 Updated Jan 17, 2024

taichi-ishitani / tvip-axi

AMBA AXI VIP

SystemVerilog 343 100 Updated Jun 28, 2024

blueagler / DeepL-Crack

Bypass 5,000 characters, Remove edit restriction, Use DeepL Pro Account Cookies/DeepL Api Free Token to translate, Unlock Formal/informal tone, Randomize fingerprint

JavaScript 2,011 153 Updated Dec 22, 2023

sebaubuntu-python / aospdtgen

LineageOS device tree generator

Python 206 39 Updated Jul 6, 2024

superna9999 / pyfdt

Python Flattened Device Tree Parser

Python 41 18 Updated Nov 28, 2023