Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Full swap example, bspec workflow #181

Merged
merged 39 commits into from
Jun 5, 2024
Merged

Full swap example, bspec workflow #181

merged 39 commits into from
Jun 5, 2024

Conversation

palmskog
Copy link
Collaborator

@palmskog palmskog commented Jun 5, 2024

No description provided.

palmskog and others added 30 commits May 11, 2024 10:27
@palmskog
move distribute_generic_struff to examples/riscv/common
1418b79
@palmskog
rearrange swap boilerplate
28f968b
@palmskog
fix swap test
bc6a0fd
@palmskog
move symbexec precondition term functions to bir_symbLib
a7e47ae
@palmskog
generalize symbexec precondition functions
90ea0b4
@palmskog
include memory alignment in BIR contract for swap
3724fea
@palmskog
fix swap riscv test
19ab61a
@andreaslindner
work towards strong postconditions for establishing contracts
b2cff8e
@andreaslindner
add tactic that builds implication of strong postcondition to postcon…
3a00bd5 
…dition and proves it with SMT solver
@palmskog
BSPEC for incr
8142aaf
@palmskog
BSPEC for mod2
1eb6631
@andreaslindner
Split workflow in theories and move symbolic precondition construction
a19c2fe
@andreaslindner
Fix CI
6067290
@andreaslindner
WIP: use automation tactics for incr symbolic to bir transfer, use bi…
98e68a2 
…r to smt exporter
@palmskog
reorganize incr spec and symbolic exec results
3561a9c
@palmskog
fix incr test
444d854
@palmskog
use prove_exp_is_taut for BIR-BSPEC connection in incr
19b92a9
@palmskog
reorganize mod2
4107435
@andreaslindner
Merge branch 'riscv-symbexec' of github.com:kth-step/HolBA into riscv…
5b2821a 
…-symbexec
@palmskog
remove unused incr boilerplate replace with call to birs_strongpostco…
b718081 
…nd_impl_TAC
@palmskog
remove more incr boilerplate
e38c94e
@palmskog
reorganize swap, bring down to a few cheats
4b820f7
@palmskog
squash some swap cheats
b5392ce
@palmskog
fix riscv test
e1b4e2e
@andreaslindner
Fixed memory access width checks during smt export
f70a304
@andreaslindner
Merge branch 'riscv-symbexec' of github.com:kth-step/HolBA into riscv…
95262f8 
…-symbexec
@palmskog
update RISC-V README.md about BSPEC
b42c59c
@palmskog
squash cheat for swap_riscv_post_imp_bir_post_thm
2fe0ea4
@andreaslindner
add benchmarking symbolic execution time
9686cbb
@palmskog
more standard structure for riscv-aes
3da33b7
@palmskog palmskog merged commit 8da4778 into master Jun 5, 2024
4 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers

@didriklundberg didriklundberg didriklundberg approved these changes

Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
3 participants
@palmskog @didriklundberg @andreaslindner