-
Notifications
You must be signed in to change notification settings - Fork 0
/
Control_Stage.sv
690 lines (608 loc) · 20.3 KB
/
Control_Stage.sv
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
class goldenref_control;
virtual dut_Probe_CON C_int;
int flag_reset;
int flag_LDI;
int flag_LD_LDR;
int flag_STI;
int flag_ST_STR;
int flag_br_taken;
int flag_br_taken_LD_LDR;
int flag_br_taken_LDI;
int flag_br_taken_ST_STR;
int flag_br_taken_STI;
int flag_next;
int flag_br_taken_LD_LDR_st1;
int flag_br_taken_LDI_st1;
int flag_br_taken_ST_STR_st1;
int flag_br_taken_STI_st1;
int flag_st1;
int branch_nottaken;
int flag_go_to_next;
int writeback_LDI;
int writeback_LD_LDR;
int writeback_STI;
int flag_writeback;
function new(virtual dut_Probe_CON C_int);
begin
this.C_int = C_int;
this.flag_reset = 0;
this.flag_LDI=0;
this.flag_LD_LDR=0;
this.flag_STI=0;
this.flag_ST_STR=0;
this.flag_br_taken=0;
this.flag_br_taken_LD_LDR=0;
this.flag_br_taken_LDI=0;
this.flag_br_taken_ST_STR=0;
this.flag_br_taken_STI=0;
this.flag_br_taken_LD_LDR_st1=0;
this.flag_br_taken_LDI_st1=0;
this.flag_br_taken_ST_STR_st1=0;
this.flag_br_taken_STI_st1=0;
this.branch_nottaken=0;
this.flag_go_to_next=0;
this.writeback_LDI=0;
this.writeback_LD_LDR=0;
this.writeback_STI=0;
end
endfunction:new
task run();
forever
begin
@(posedge C_int.control_clk);
#2
//$display($time,"%d",C_int.control_reset);
C_int.mycontrol_bypass_alu_1 = 0;
C_int.mycontrol_bypass_alu_2 = 0;
C_int.mycontrol_bypass_mem_1 = 0;
C_int.mycontrol_bypass_mem_2 = 0;
if(C_int.control_reset == 1 && flag_reset == 0)
begin
//$display($time,"inside reset if");
C_int.mycontrol_enable_updatePC = 0;
C_int.mycontrol_enable_fetch = 0;
C_int.mycontrol_enable_decode = 0;
C_int.mycontrol_enable_execute = 0;
C_int.mycontrol_enable_writeback = 0;
C_int.mycontrol_bypass_alu_1 = 0;
C_int.mycontrol_bypass_alu_2 = 0;
C_int.mycontrol_bypass_mem_1 = 0;
C_int.mycontrol_bypass_mem_2 = 0;
//C_int.mycontrol_br_taken = 0;
C_int.mycontrol_mem_state = 3;
@(posedge C_int.control_clk);
C_int.mycontrol_enable_fetch = 1;
C_int.mycontrol_br_taken = 0;
flag_reset = 2;
end
else
begin
if(flag_reset == 1)
begin
flag_reset = 2;
end
else if(flag_reset == 2)
begin
flag_reset = 3;
end
else if(flag_reset == 3)
begin
C_int.mycontrol_enable_updatePC = 1;
flag_reset = 4;
end
else if(flag_reset == 4)
begin
C_int.mycontrol_enable_decode = 1;
flag_reset = 5;
end
else if(flag_reset == 5)
begin
C_int.mycontrol_enable_execute = 1;
flag_reset = 6;
end
else if(flag_reset ==6)
begin
C_int.mycontrol_enable_writeback = 1;
flag_reset = 0;
end
//ALU bypass
if((C_int.control_IR_Exec[15:12] == 4'b0001) ||
(C_int.control_IR_Exec[15:12] == 4'b0101) ||
(C_int.control_IR_Exec[15:12] == 4'b1001) ||
(C_int.control_IR_Exec[15:12] == 4'b1110))
begin
//ALU Bypass for source 1
if(
((C_int.control_IR[15:12] == 4'b0001) && (C_int.control_IR_Exec[11:9] == C_int.control_IR[8:6])) ||
((C_int.control_IR[15:12] == 4'b0101) && (C_int.control_IR_Exec[11:9] == C_int.control_IR[8:6])) ||
((C_int.control_IR[15:12] == 4'b0110) && (C_int.control_IR_Exec[11:9] == C_int.control_IR[8:6])) ||
((C_int.control_IR[15:12] == 4'b0111) && (C_int.control_IR_Exec[11:9] == C_int.control_IR[8:6])) ||
((C_int.control_IR[15:12] == 4'b1001) && (C_int.control_IR_Exec[11:9] == C_int.control_IR[8:6])) ||
((C_int.control_IR[15:12] == 4'b1100) && (C_int.control_IR_Exec[11:9] == C_int.control_IR[8:6]))
)
begin
C_int.mycontrol_bypass_alu_1 = 1;
end
else
begin
C_int.mycontrol_bypass_alu_1 = 0;
end
//ALU Bypass for source 2
if(
((C_int.control_IR[15:12] == 4'b0001) && (C_int.control_IR[5] == 0)) ||
((C_int.control_IR[15:12] == 4'b0101) && (C_int.control_IR[5] == 0))
)
begin
if(C_int.control_IR_Exec[11:9] == C_int.control_IR[2:0])
begin
C_int.mycontrol_bypass_alu_2 = 1;
end
else
begin
C_int.mycontrol_bypass_alu_2 = 0;
end
end
else if(
((C_int.control_IR[15:12] == 4'b0111) && (C_int.control_IR_Exec[11:9] == C_int.control_IR[11:9])) ||
((C_int.control_IR[15:12] == 4'b1011) && (C_int.control_IR_Exec[11:9] == C_int.control_IR[11:9])) ||
((C_int.control_IR[15:12] == 4'b0011) && (C_int.control_IR_Exec[11:9] == C_int.control_IR[11:9]))
)
begin
C_int.mycontrol_bypass_alu_2 = 1;
end
else
begin
C_int.mycontrol_bypass_alu_2 = 0;
end
end
//Mem bypass
if(
(C_int.control_IR_Exec[15:12] == 4'b0010) ||
(C_int.control_IR_Exec[15:12] == 4'b0110) ||
(C_int.control_IR_Exec[15:12] == 4'b1010)
)
begin
//Mem Bypass for source 1
if(
((C_int.control_IR[15:12] == 4'b0001) && (C_int.control_IR_Exec[11:9] == C_int.control_IR[8:6])) ||
((C_int.control_IR[15:12] == 4'b0101) && (C_int.control_IR_Exec[11:9] == C_int.control_IR[8:6])) ||
((C_int.control_IR[15:12] == 4'b1001) && (C_int.control_IR_Exec[11:9] == C_int.control_IR[8:6])) ||
((C_int.control_IR[15:12] == 4'b1100) && (C_int.control_IR_Exec[11:9] == C_int.control_IR[8:6]))
)
begin
C_int.mycontrol_bypass_mem_1 = 1;
end
else
begin
C_int.mycontrol_bypass_mem_1 = 0;
end
//Mem Bypass for source 2
if(
((C_int.control_IR[15:12] == 4'b0001) && (C_int.control_IR[5] == 0))||
((C_int.control_IR[15:12] == 4'b0101) && (C_int.control_IR[5] == 0))
)
begin
if(C_int.control_IR_Exec[11:9] == C_int.control_IR[2:0])
begin
C_int.mycontrol_bypass_mem_2 = 1;
end
else
begin
C_int.mycontrol_bypass_mem_2 = 0;
end
end
end
//Mem_state output
if(C_int.mycontrol_mem_state == 0)
C_int.mycontrol_mem_state = 2'b11;
else if(C_int.mycontrol_mem_state == 2'b10)
C_int.mycontrol_mem_state = 2'b11;
else if(C_int.mycontrol_mem_state == 2'b01)
begin
if(C_int.control_IR_Exec[15:12] == 4'b1010)
C_int.mycontrol_mem_state = 2'b00;
else
C_int.mycontrol_mem_state = 2'b10;
end
else if(C_int.mycontrol_mem_state == 2'b11)
begin
if((C_int.control_IR_Exec[15:12] == 4'b1010) || (C_int.control_IR_Exec[15:12] == 4'b1011))
C_int.mycontrol_mem_state = 2'b01;
else if((C_int.control_IR_Exec[15:12] == 4'b0010) || (C_int.control_IR_Exec[15:12] == 4'b0110))
C_int.mycontrol_mem_state = 2'b00;
else if((C_int.control_IR_Exec[15:12] == 4'b0111) || (C_int.control_IR_Exec[15:12] == 4'b0011))
C_int.mycontrol_mem_state = 2'b10;
else
C_int.mycontrol_mem_state = 2'b11;
end
//enable signals
//enable for LD and LDR
if(((C_int.control_IR_Exec[15:12] == 4'b0010) || (C_int.control_IR_Exec[15:12] == 4'b0110)) && flag_LD_LDR == 0)
begin
C_int.mycontrol_enable_updatePC = 0;
C_int.mycontrol_enable_fetch = 0;
C_int.mycontrol_enable_decode = 0;
C_int.mycontrol_enable_execute = 0;
C_int.mycontrol_enable_writeback = 0;
flag_LD_LDR = 1;
end
else if(flag_LD_LDR == 1)
begin
C_int.mycontrol_enable_updatePC = 1;
C_int.mycontrol_enable_fetch = 1;
C_int.mycontrol_enable_decode = 1;
C_int.mycontrol_enable_execute = 1;
C_int.mycontrol_enable_writeback = 1;
//$display($time,"Here making 1 because of LDR");
flag_LD_LDR = 0;
end
//enable for LDI
if(C_int.control_IR_Exec[15:12] == 4'b1010 && flag_LDI == 0)
begin
C_int.mycontrol_enable_updatePC = 0;
C_int.mycontrol_enable_fetch = 0;
C_int.mycontrol_enable_decode = 0;
C_int.mycontrol_enable_execute = 0;
C_int.mycontrol_enable_writeback = 0;
flag_LDI = 1;
end
else if(flag_LDI == 1)
begin
flag_LDI = 2;
end
else if(flag_LDI == 2)
begin
flag_LDI = 0;
C_int.mycontrol_enable_updatePC = 1;
C_int.mycontrol_enable_fetch = 1;
C_int.mycontrol_enable_decode = 1;
C_int.mycontrol_enable_execute = 1;
C_int.mycontrol_enable_writeback = 1;
end
//enable for ST, STR
if(((C_int.control_IR_Exec[15:12] == 4'b0011) || (C_int.control_IR_Exec[15:12] == 4'b0111)) && flag_ST_STR == 0)
begin
C_int.mycontrol_enable_updatePC = 0;
C_int.mycontrol_enable_fetch = 0;
C_int.mycontrol_enable_decode = 0;
C_int.mycontrol_enable_execute = 0;
C_int.mycontrol_enable_writeback = 0;
flag_ST_STR = 1;
end
else if(flag_ST_STR == 1)
begin
C_int.mycontrol_enable_updatePC = 1;
C_int.mycontrol_enable_fetch = 1;
C_int.mycontrol_enable_decode = 1;
C_int.mycontrol_enable_execute = 1;
flag_ST_STR = 2;
end
else if(flag_ST_STR == 2)
begin
C_int.mycontrol_enable_writeback = 1;
flag_ST_STR = 0;
end
//enable for STI
if(C_int.control_IR_Exec[15:12] == 4'b1011 && flag_STI == 0)
begin
C_int.mycontrol_enable_updatePC = 0;
C_int.mycontrol_enable_fetch = 0;
C_int.mycontrol_enable_decode = 0;
C_int.mycontrol_enable_execute = 0;
C_int.mycontrol_enable_writeback = 0;
flag_STI = 1;
end
else if(flag_STI == 1)
begin
flag_STI = 2;
end
else if(flag_STI == 2)
begin
flag_STI = 3;
C_int.mycontrol_enable_updatePC = 1;
C_int.mycontrol_enable_fetch = 1;
C_int.mycontrol_enable_decode = 1;
C_int.mycontrol_enable_execute = 1;
end
else if(flag_STI == 3)
begin
flag_STI = 0;
C_int.mycontrol_enable_writeback = 1;
end
//enable for br_taken
#1;
C_int.mycontrol_br_taken = |(C_int.control_NZP & C_int.control_PSR);
if(((C_int.control_IMem_dout[15:12] == 4'b0000) || (C_int.control_IMem_dout[15:12] == 4'b1100)) && flag_br_taken == 0)
begin
/*------------------------------------------
For all mem in IR
-------------------------------------------*/
flag_st1 = 0;
if(((C_int.control_IR_Exec[15:12] == 4'b0010) || (C_int.control_IR_Exec[15:12] == 4'b0110)) && flag_br_taken_LD_LDR_st1 == 0)
begin
flag_br_taken_LD_LDR_st1 = 1;
flag_st1 = 1;
end
else if(flag_br_taken_LD_LDR_st1 == 1)
begin
C_int.mycontrol_enable_updatePC = 0;
C_int.mycontrol_enable_fetch = 0;
flag_br_taken_LD_LDR_st1 = 0;
flag_st1 = 1;
//$display($time,"hello from State 1--->state 1");
flag_br_taken = 1;
end
if((C_int.control_IR_Exec[15:12] == 4'b1010) && flag_br_taken_LDI_st1 == 0)
begin
flag_br_taken_LDI_st1 = 1;
flag_st1 = 1;
end
else if(flag_br_taken_LDI_st1 == 1)
begin
flag_br_taken_LDI_st1 = 2;
flag_st1 = 1;
end
else if(flag_br_taken_LDI_st1 == 2)
begin
C_int.mycontrol_enable_updatePC = 0;
C_int.mycontrol_enable_fetch = 0;
flag_br_taken_LDI_st1 = 0;
flag_st1 = 1;
flag_br_taken = 1;
end
if(((C_int.control_IR_Exec[15:12] == 4'b0011) || (C_int.control_IR_Exec[15:12] == 4'b0111)) && flag_br_taken_ST_STR_st1 == 0)
begin
flag_br_taken_ST_STR_st1 = 1;
flag_st1 = 1;
end
else if(flag_br_taken_ST_STR_st1 == 1)
begin
C_int.mycontrol_enable_updatePC = 0;
C_int.mycontrol_enable_fetch = 0;
flag_br_taken_ST_STR_st1 = 0;
flag_st1 = 1;
flag_br_taken = 1;
end
if((C_int.control_IR_Exec[15:12] == 4'b1011) && flag_br_taken_STI_st1 == 0)
begin
flag_br_taken_STI_st1 = 1;
flag_st1 = 1;
end
else if(flag_br_taken_STI_st1 == 1)
begin
flag_br_taken_STI_st1 = 2;
flag_st1 = 1;
end
else if(flag_br_taken_STI_st1 == 2)
begin
C_int.mycontrol_enable_updatePC = 0;
C_int.mycontrol_enable_fetch = 0;
flag_br_taken_STI_st1 = 0;
flag_st1 = 1;
flag_br_taken = 1;
end
if(flag_st1 == 0)
begin
C_int.mycontrol_enable_updatePC = 0;
C_int.mycontrol_enable_fetch = 0;
//$display($time,"Y not maiking 0");
flag_st1 = 0;
flag_br_taken = 1;
end
end
else if(flag_br_taken == 1)
begin
flag_next = 0;
C_int.mycontrol_enable_updatePC = 0;
C_int.mycontrol_enable_fetch = 0;
//$display($time,"Here making 0 because of br_taken state = 1");
/*if(!((C_int.control_IR_Exec[15:12] == 4'b1011) || || (C_int.control_IR_Exec[15:12] == 4'b0111) ||
())
begin
$display($time,"inside if");
flag_br_taken = 2;
end*/
/*------------------------------------------
For all mem in IR_Exec
-------------------------------------------*/
if(((C_int.control_IR_Exec[15:12] == 4'b0010) || (C_int.control_IR_Exec[15:12] == 4'b0110)) && flag_br_taken_LD_LDR == 0)
begin
flag_br_taken_LD_LDR = 1;
flag_next = 1;
//$display($time,"inside LDR if state 0");
end
else if(flag_br_taken_LD_LDR == 1)
begin
//$display($time,"inside LDR if state 1");
C_int.mycontrol_enable_decode = 0;
flag_br_taken_LD_LDR = 0;
flag_br_taken = 2;
flag_next = 1;
end
if((C_int.control_IR_Exec[15:12] == 4'b1010) && flag_br_taken_LDI == 0)
begin
flag_br_taken_LDI = 1;
flag_next = 1;
end
else if(flag_br_taken_LDI == 1)
begin
flag_br_taken_LDI = 2;
flag_next = 1;
end
else if(flag_br_taken_LDI == 2)
begin
C_int.mycontrol_enable_decode = 0;
flag_br_taken_LDI = 0;
flag_br_taken = 2;
flag_next = 1;
end
if(((C_int.control_IR_Exec[15:12] == 4'b0011) || (C_int.control_IR_Exec[15:12] == 4'b0111)) && flag_br_taken_ST_STR == 0)
begin
flag_br_taken_ST_STR = 1;
flag_next = 1;
end
else if(flag_br_taken_ST_STR == 1)
begin
flag_br_taken_ST_STR = 0;
flag_br_taken = 2;
C_int.mycontrol_enable_decode = 0;
flag_next = 1;
end
if((C_int.control_IR_Exec[15:12] == 4'b1011) && flag_br_taken_STI == 0)
begin
flag_br_taken_STI = 1;
flag_next = 1;
end
else if(flag_br_taken_STI == 1)
begin
flag_br_taken_STI = 2;
flag_next = 1;
end
else if(flag_br_taken_STI == 2)
begin
flag_br_taken_STI = 0;
flag_br_taken = 2;
C_int.mycontrol_enable_decode = 0;
flag_next = 1;
end
/*if(C_int.mycontrol_enable_decode !== 0)
begin
C_int.mycontrol_enable_decode = 0;
flag_br_taken = 2;
end*/
if(flag_next == 0)
begin
//$display($time,"Decode made 0 here");
C_int.mycontrol_enable_decode = 0;
flag_br_taken = 2;
end
end
else if(flag_br_taken == 2)
begin
flag_br_taken = 3;
C_int.mycontrol_enable_execute = 0;
C_int.mycontrol_enable_writeback = 0;
//$display($time,"Here making 0 because of br_taken state = 2");
if(((C_int.control_IR_Exec[15:12] == 4'b0000) || (C_int.control_IR_Exec[15:12] == 4'b1100)) && C_int.mycontrol_br_taken == 1)
begin
C_int.mycontrol_enable_updatePC = 1;
//$display($time,"Here making 1 because of br_taken");
end
else if(((C_int.control_IR_Exec[15:12] == 4'b0000) || (C_int.control_IR_Exec[15:12] == 4'b1100)) && C_int.mycontrol_br_taken == 0 )
begin
flag_go_to_next = 1;
end
end
else if(flag_br_taken == 3)
begin
C_int.mycontrol_enable_fetch = 1;
flag_br_taken = 4;
if(flag_go_to_next == 1)
begin
C_int.mycontrol_enable_updatePC = 1;
flag_go_to_next = 0;
end
end
else if(flag_br_taken == 4)
begin
C_int.mycontrol_enable_decode = 1;
flag_br_taken = 5;
end
else if(flag_br_taken == 5)
begin
C_int.mycontrol_enable_execute = 1;
flag_br_taken = 6;
end
else if(flag_br_taken == 6)
begin
flag_writeback = 0;
if(flag_LD_LDR == 1 && writeback_LD_LDR == 0)
begin
flag_writeback = 1;
writeback_LD_LDR = 1;
end
else if(writeback_LD_LDR == 1)
begin
flag_writeback = 1;
C_int.mycontrol_enable_writeback = 1;
writeback_LD_LDR = 0;
flag_br_taken = 0;
end
if((flag_LDI == 1 || flag_ST_STR== 1) && writeback_LDI == 0)
begin
writeback_LDI = 1;
flag_writeback = 1;
end
else if(writeback_LDI == 1)
begin
writeback_LDI = 2;
flag_writeback = 1;
end
else if(writeback_LDI == 2)
begin
C_int.mycontrol_enable_writeback = 1;
writeback_LDI = 0;
flag_br_taken = 0;
flag_writeback = 1;
end
if(flag_STI == 1 && writeback_STI == 0)
begin
writeback_STI = 1;
flag_writeback = 1;
end
else if(writeback_STI == 1)
begin
writeback_STI = 2;
flag_writeback = 1;
end
else if(writeback_STI == 2)
begin
writeback_STI = 3;
flag_writeback = 1;
end
else if(writeback_STI == 3)
begin
C_int.mycontrol_enable_writeback = 1;
writeback_STI = 0;
flag_br_taken = 0;
flag_writeback = 1;
end
if(flag_writeback == 0)
begin
C_int.mycontrol_enable_writeback = 1;
writeback_STI = 0;
flag_br_taken = 0;
end
end
end
end
endtask
task control_checker();
forever
begin
@(negedge C_int.control_clk);
if(C_int.mycontrol_enable_updatePC !== C_int.control_enable_updatePC)
$display($time,"Control's enable update PC not same, Mine = %h, DUT = %h",C_int.mycontrol_enable_updatePC,C_int.control_enable_updatePC);
if(C_int.mycontrol_enable_fetch !== C_int.control_enable_fetch)
$display($time,"Control's enable fetch not same Mine = %h, DUT = %h",C_int.mycontrol_enable_fetch,C_int.control_enable_fetch);
if(C_int.mycontrol_enable_decode !== C_int.control_enable_decode)
$display($time,"Control's enable decode PC not same Mine = %h, DUT = %h", C_int.mycontrol_enable_decode, C_int.control_enable_decode);
if(C_int.mycontrol_enable_execute !== C_int.control_enable_execute)
$display($time,"Control's enable execute PC not same Mine = %h, DUT = %h", C_int.mycontrol_enable_execute, C_int.control_enable_execute);
if(C_int.mycontrol_enable_writeback !== C_int.control_enable_writeback)
$display($time,"Control's enable writeback PC not same Mine = %h, DUT = %h", C_int.mycontrol_enable_writeback, C_int.control_enable_writeback);
if(C_int.mycontrol_br_taken !== C_int.control_br_taken)
$display($time,"Control's enable br_taken PC not same Mine = %h, DUT = %h",C_int.mycontrol_br_taken,C_int.control_br_taken);
if(C_int.mycontrol_mem_state !== C_int.control_mem_state)
$display($time,"Control's enable mem_state PC not same Mine = %h, DUT = %h", C_int.mycontrol_mem_state, C_int.control_mem_state);
if(C_int.mycontrol_bypass_alu_1 !== C_int.control_bypass_alu_1)
$display($time,"Control's enable bypass_alu_1 PC not same Mine = %h, DUT = %h", C_int.mycontrol_bypass_alu_1, C_int.control_bypass_alu_1);
if(C_int.mycontrol_bypass_alu_2 !== C_int.control_bypass_alu_2)
$display($time,"Control's enable bypass_alu_2 PC not same Mine = %h, DUT = %h",C_int.mycontrol_bypass_alu_2,C_int.control_bypass_alu_2);
if(C_int.mycontrol_bypass_mem_1 !== C_int.control_bypass_mem_1)
$display($time,"Control's enable bypass_mem_1 PC not same Mine = %h, DUT = %h", C_int.mycontrol_bypass_mem_1, C_int.control_bypass_mem_1);
if(C_int.mycontrol_bypass_mem_2 !== C_int.control_bypass_mem_2)
$display($time,"Control's enable bypass_mem_2 PC not same Mine = %h, DUT = %h", C_int.mycontrol_bypass_mem_2, C_int.control_bypass_mem_2);
end
endtask: control_checker
endclass: goldenref_control