Skip to content
View jkjking987's full-sized avatar
💭
I may be slow to respond.
💭
I may be slow to respond.
Block or Report

Block or report jkjking987

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Automate social media because you don't have to be active on all of them😉. Best way to be active on all social media without actually being active on them. 😃

JavaScript 289 64 Updated Jan 24, 2024

Classify a dataset using five different classifiers including k-NN, Support Vector Machine (with RBF kernel), Naïve Bayes, Decision Trees and Neural Networks. The objective is to experiment with p…

MATLAB 4 4 Updated Mar 8, 2016

Comparing different machine learning algorithms to classify drawings made in the game 'Quick, draw!'.

Jupyter Notebook 22 9 Updated Sep 19, 2017

Autocorrelation and cross-correlation signal

SystemVerilog 11 2 Updated Oct 19, 2020

Discrete Cosine Transform (DCT) is one of the important image compression algorithms used in image processing applications. Several algorithms have been proposed over the last couple of decades to …

Verilog 21 6 Updated May 5, 2015

In this noteboook I will create a complete process for predicting stock price movements. Follow along and we will achieve some pretty good results. For that purpose we will use a Generative Advers…

4,026 1,643 Updated Jul 23, 2024

Python3 scripts to convert Png images to Verilog and MIF files (and the other way around)

Python 1 1 Updated Jan 16, 2019

IEEE 754 floating point unit in Verilog

Verilog 120 22 Updated May 20, 2016

16-bit Adder Multiplier hardware on Digilent Basys 3

Verilog 60 12 Updated Aug 3, 2023

INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.

Verilog 75 12 Updated Sep 27, 2020

✅ Curated list of resources for college students

17,161 4,515 Updated May 2, 2024