Pequeno (meaning "tiny" in Spanish) aka PQR5 is a 5-staged pipelined in-order RISC-V CPU Core compliant with RV32I ISA.

• RV32I ISA v2.2 + custom instructions

  Assembler and Instruction Manual: https://github.com/iammituraj/pqr5asm)

  FPGA demo of Pequeno running Hello world program: https://youtu.be/GECyL9U5ZxI

• Single-core, Single-issue, In-order execution

• Classic 5-stage RISC-V pipeline

• Intended for baremetal applications, not OS & interrupt capable.

                                         ____________________________
                                        / CHIPMUNK LOGIC            /\
                                       /                           / /\ 
                                      /     =================     / /
                                     /     / P e q u e n o  /   / \/
                                    /     /  RISC-V 32I    /    /\
                                   /     /================/    / /
                                  /___________________________/ /
                                  \___________________________\/
                                   \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
  
    chipmunklogic.com                                                    [[[[[[[ O P E N - S O U R C E _
  

Please go through database_readme.txt for information about the organisation of the repo and how to setup the pqr5 build environment.

This CPU core is intended for educational purposes only. Users are encouraged to review the accompanying license document (LICENSE) for detailed terms and conditions.

Mitu Raj, Chipmunk Logic, [email protected]