Skip to content

Verilog implementation for FreeModbus|Free Modbus的Verilog实现(working)

License

Notifications You must be signed in to change notification settings

hbdeng/FreeModbus_Verilog

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

7 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

FreeModbus_Verilog

Verilog implementation for FreeModbus|Free Modbus的Verilog实现(working)

TODO:

  1. First implement ASCII mode with no soft/hard CPU cores.(working)
  2. Then add RTU mode to it
  3. TCP mode

业余时间不多,更新很慢。

About

Verilog implementation for FreeModbus|Free Modbus的Verilog实现(working)

Topics

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published