Skip to content
View gunavant-s's full-sized avatar
Block or Report

Block or report gunavant-s

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. ACSLA ACSLA Public

    CSLA using BEC replacing Cin = 1.

    Verilog 1

  2. SystemVerilog SystemVerilog Public

    Fundamentals, OOPS, Randomization, IPC. Tool used is EDA Playground -> Aldec Riviera Pro 2022.04.

    SystemVerilog 1

  3. CLA_64 CLA_64 Public

    Carry Look Ahead adder speeds up binary addition by parallelizing carry computation for each bit, reducing propagation delays. (Uses generate/propagate signals, enabling faster addition, but may re…

    Verilog 1

  4. Ling-Adder-64-bit Ling-Adder-64-bit Public

    A Ling adder is a particularly fast binary adder designed using H. Ling's equations.

    Verilog 1

  5. MOS_Capacitor MOS_Capacitor Public

    For a given file consisting of capacitor and gate voltage, it calculates the slope of the desired depletion region of 1/C^2 vs. gate voltage.

    Jupyter Notebook 1