Skip to content
View githubhjs's full-sized avatar

Block or report githubhjs

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

Showing results

↔️ Asciidoctor diagram extension, with support for AsciiToSVG, BlockDiag (BlockDiag, SeqDiag, ActDiag, NwDiag), Ditaa, Erd, GraphViz, Mermaid, Msc, PlantUML, Shaape, SvgBob, Syntrax, UMLet, Vega, V…

Ruby 443 108 Updated Nov 2, 2024
Python 220 52 Updated Aug 13, 2023
Python 1 Updated Nov 2, 2022
Python 69 15 Updated Nov 2, 2022

Add virtual monitors to your windows 10/11 device! Works with VR, OBS, Sunshine, and/or any desktop sharing software.

C++ 3,513 144 Updated Nov 2, 2024

ACME Email Client for EmailReply-00 Challenge

Python 57 9 Updated Apr 3, 2024

Fusesoc compatible rtl cores

SystemVerilog 15 2 Updated Nov 23, 2022
SystemVerilog 14 3 Updated Jul 29, 2024

OFS Platform Components

SystemVerilog 16 11 Updated Oct 21, 2024

Basic Verilog modules

Verilog 8 2 Updated Jul 8, 2021

Verilog AXI stream components for FPGA implementation

Python 740 228 Updated Aug 7, 2024

pipelined verilog fifo

Verilog 7 2 Updated Sep 21, 2017

A self-contained online book containing a library of FPGA design modules and related coding/design guides.

HTML 399 42 Updated Sep 13, 2024

AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

SystemVerilog 1,098 265 Updated Nov 11, 2024

Send video/audio over HDMI on an FPGA

SystemVerilog 1,091 114 Updated Feb 3, 2024

Turn WaveDrom timing diagrams into ASCII art

Python 147 9 Updated Feb 23, 2024

💻 A better and friendly vi(vim) mode plugin for ZSH.

Shell 3,287 112 Updated Aug 3, 2024

Verilog package manager written in Rust

Rust 127 12 Updated Oct 5, 2024

Bitonic sorter (Batcher's sorting network) written in Verilog.

Verilog 25 6 Updated Oct 4, 2024

Utility to convert PDF into JPG files

Java 53 22 Updated Apr 14, 2023

AIO Repack for latest Microsoft Visual C++ Redistributable Runtimes

VBScript 5,741 328 Updated Nov 6, 2024

Server core components which are a part of ONLYOFFICE Document Server

C++ 292 220 Updated Nov 11, 2024

The frontend for ONLYOFFICE Desktop Editors which builds the program interface

HTML 192 71 Updated Nov 11, 2024

An office suite that combines text, spreadsheet and presentation editors allowing to create, view and edit local documents

2,922 332 Updated Nov 5, 2024

ONLYOFFICE Docs is a free collaborative online office suite comprising viewers and editors for texts, spreadsheets and presentations, forms and PDF, fully compatible with Office Open XML formats: .…

Shell 4,867 1,091 Updated Nov 4, 2024

Publish all your draft videos without clicking by using javascript

JavaScript 267 119 Updated Feb 4, 2023

uvm AXI BFM(bus functional model)

Verilog 233 112 Updated Jun 23, 2013

VIP for AXI Protocol

SystemVerilog 108 33 Updated May 24, 2022

A basic SpinalHDL project, configured with Gradle instead of SBT

Scala 4 2 Updated Jul 5, 2023
Next