Skip to content
View firdevser's full-sized avatar
0 followers · 1 following
Block or Report

Block or report firdevser

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
firdevser/README.md
  • 👋 Hi, I’m @firdevser
  • 👀 I’m interested in digital design
  • 🌱 I’m currently learning VHDL, SystemVerilog
  • 📫 How to reach me:

Popular repositories Loading

  1. firdevser firdevser Public

    Config files for my GitHub profile.

  2. MCU_Workspace MCU_Workspace Public

    C

  3. workspace workspace Public

  4. MCUtrials MCUtrials Public

    vhdl project trials

    VHDL

  5. trials trials Public

    trials of some components

    VHDL

  6. lab4_SFirdevsEr lab4_SFirdevsEr Public

    lab_project

    VHDL