Block or Report
Block or report fb8py
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abuse
Briansune
briansune
@briansune2pcb
FPGA / ASIC Engineer
HDL - Verilog / VHDL / Chisel
Python/Scala Chisel
STM32/STM8/AVR/PIC/WCH
FPGA#Altera/Xilinx/Anlogic/AGM
#USB PD3.1
Earth