Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Fix pre-SDK Cache_Read_Enable for PUYA flash #8658

Merged
merged 6 commits into from
Nov 4, 2022

Conversation

mhightower83
Copy link
Contributor

@mhightower83 mhightower83 commented Aug 20, 2022

This resolves the exception 0 issue with PUYA flash during the pre-SDK context. This Issue showed when using flash/ICACHE for umm_init and/or using HWDT Stack Dump .

The SPI_CS_SETUP parameter has been observed set in RTOS SDK and NONOS SDK as part of flash init/configuration. It may be necessary for some flash chips to perform correctly. Turning on and leaving it on should be okay.

phy_get_bb_evm is the key function, called from fix_cache_bug in the NONOS SDK. This addition resolves the exception 0 issue with PUYA Flash when early Cache_Read_Enable is used.

Changed umm_init back to default in IRAM. Define UMM_INIT_USE_ICACHE to move umm_init to flash and free up IRAM. For the non-debug build, it frees 136 bytes of IRAM while increasing IROM by 224 bytes.

Resolves #8657 (comment) (has PUYA flash)

Unable to recreate the problem with the PUYA P25Q80H flash chip on ESP-01S.

Updated to summarize current PR.

@mhightower83 mhightower83 changed the title Enable SPI_CS_SETUP for early ICACHE use Fix pre-SDK Cache_Read_Enable for PUYA flash Sep 2, 2022
@d-a-v d-a-v added the alpha included in alpha release label Sep 13, 2022
@d-a-v
Copy link
Collaborator

d-a-v commented Sep 13, 2022

Per testing, is this still a draft ?

@mhightower83
Copy link
Contributor Author

The approach has been tested; however, this PR with the approach has not been verified. Otherwise, it is ready.

Also for umm_init, do you agree with the change back to using IRAM as default and ICACHE requiring the override?

The SPI_CS_SETUP parameter has been observed set by RTOS SDK and NONOS SDK
as part of flash init/configuration. It may be necessary for some flash
chips to perform correctly with ICACHE hardware access. Turning on and
leaving it on should be okay.
Some flash chips (PUYA) have some unknown requirements for running with
early `Cache_Read_Enable`. They work fine after the SDK is started.
For now, change umm_init to default to IRAM.
Define UMM_INIT_USE_ICACHE to move to ICACHE and free up IRAM.

Added some experimental code that may indirectly support PUYA.

Note, until this issue is resolved, that HWDT Stack Dump is not
going to work with PUYA flash.
This resolves the exception 0 issue with PUYA flash when using
flash/ICACHE for umm_init and/or using HWDT Stack Dump.
@mcspr mcspr added this to the 3.1 milestone Nov 4, 2022
@mcspr mcspr merged commit 3d9aeef into esp8266:master Nov 4, 2022
@mhightower83 mhightower83 deleted the pr-fix-flash-cs-setup branch November 4, 2022 13:41
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
alpha included in alpha release
Projects
None yet
Development

Successfully merging this pull request may close these issues.

"Heap init code improvements" doesn't boot on ESP-01 with PUYA flash
3 participants