GitHub - ericgineer/CIC: A CIC filter implemented in Verilog

Name		Name	Last commit message	Last commit date
Latest commit History 1 Commit
work		work
.library_mapping.xml		.library_mapping.xml
.project		.project
CIC.v		CIC.v
CIC_tb.v		CIC_tb.v
impulse.txt		impulse.txt
octave-workspace		octave-workspace
vish_stacktrace.vstf		vish_stacktrace.vstf
vsim.wlf		vsim.wlf
wave.do		wave.do
x.txt		x.txt
x.txt~		x.txt~
x_out.txt		x_out.txt

Provide feedback