Highlights
- Pro
Popular repositories Loading
-
gnn-acceleration-framework-with-FPGA
gnn-acceleration-framework-with-FPGA PublicForked from I-Doctor/gnn-acceleration-framework-with-FPGA
including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware verilog code that can be implemented on FPGA
SystemVerilog
-
handy_graph
handy_graph PublicForked from fuvty/handy_graph
A collection of frequently-used functions based on networkx
Python
-
RTL_library_of_basic_hardware_units
RTL_library_of_basic_hardware_units PublicForked from I-Doctor/RTL_library_of_basic_hardware_units
Here are some implementations of some basic hardware units in RTL language (verilog for now), which can be used for area/power evaluation and support the hardware design tradeoff.
Verilog
-
actnn
actnn PublicForked from ucbrise/actnn
ActNN: Reducing Training Memory Footprint via 2-Bit Activation Compressed Training
Python
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.