Skip to content
View digaryfa's full-sized avatar

Block or report digaryfa

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Delay Calculation ToolKit

C 26 17 Updated Aug 7, 2022

Gate-level timing estimation toolkit

Shell 17 2 Updated Apr 11, 2022

Library for VLSI CAD Design Useful parsers and solvers' api are implemented.

C++ 142 50 Updated Oct 8, 2023

Find the nearest Symmetric & Diagonally Dominant matrix to a given matrix.

C++ 1 Updated Jul 5, 2021

Graph Sparsification by Effective Resistances

C++ 2 Updated Jul 11, 2021

A High-performance Timing Analysis Tool for VLSI Systems

Verilog 552 143 Updated May 26, 2023