brazz1961
Follow
Stars
A central location for IxLoad samples and utilities. Please also visit http:https://openixia.com
example code for using DC QP for providing RDMA READ and WRITE operations to remote GPU memory
mTCP: A Highly Scalable User-level TCP Stack for Multicore Systems
lwIP mirror from http:https://git.savannah.gnu.org/cgit/lwip.git
Verilator open-source SystemVerilog simulator and lint system
Natural Docs source code documentation system
Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
SCR1 is a high-quality open-source RISC-V MCU core in Verilog
The RISC-V software tools list, as seen on riscv.org
[ARCHIVED] The C++ Standard Library for your entire system. See https://github.com/NVIDIA/cccl
The Open Source kanban (built with Meteor). Keep variable/table/field names camelCase. For translations, only add Pull Request changes to wekan/i18n/en.i18n.json , other translations are done at ht…
Linux device tree generator for the Xilinx SDK (Vivado > 2014.1)
Fuzzy file, buffer, mru, tag, etc finder.
Magnificent app which corrects your previous console command.
Nodejs extension host for vim & neovim, load extensions like VSCode and host language servers.
Check syntax in Vim/Neovim asynchronously and fix files, with Language Server Protocol (LSP) support
cocotb, a coroutine based cosimulation library for writing VHDL and Verilog testbenches in Python
Converting images to IQ streams that make images appear in waterfall plots.
Firefly III: a personal finances manager