-
vscode-terosHDL Public
Forked from TerosTechnology/vscode-terosHDLVHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
VHDL GNU General Public License v3.0 UpdatedSep 21, 2024 -
siliconcompiler Public
Forked from siliconcompiler/siliconcompilerA modular build system for hardware
Python Apache License 2.0 UpdatedJul 17, 2023 -
PYNQ Public
Forked from Xilinx/PYNQPython Productivity for ZYNQ
Jupyter Notebook BSD 3-Clause "New" or "Revised" License UpdatedMay 1, 2023 -
snntorch Public
Forked from jeshraghian/snntorchDeep and online learning with spiking neural networks in Python
Python MIT License UpdatedFeb 21, 2023 -
riscv-dv Public
Forked from chipsalliance/riscv-dvRandom instruction generator for RISC-V processor verification
Python Apache License 2.0 UpdatedFeb 17, 2023 -
vlsistuff Public
Forked from greenblat/vlsistuffideas and eda software for vlsi design
Python MIT License UpdatedFeb 2, 2023 -
-
jade Public
Forked from 6004x/jadeJAvascript Design Environment
JavaScript Other UpdatedSep 7, 2021 -
DPI_Tutorial Public
Forked from adki/DPI_TutorialSystemVerilog Direct Programming Interface (DPI) Tutorial
C UpdatedJan 2, 2021 -
ISP_UVM Public
Forked from nelsoncsc/ISP_UVMA Framework for Design and Verification of Image Processing Applications using UVM
SystemVerilog MIT License UpdatedNov 27, 2017 -
uvm_debug Public
Forked from uvmdebug/uvm_debugUVM interactive debug library
SystemVerilog Other UpdatedMay 11, 2017 -
uvm-tutorial-for-candy-lovers Public
Forked from cluelogic/uvm-tutorial-for-candy-loversSource code repo for UVM Tutorial for Candy Lovers
SystemVerilog UpdatedApr 23, 2017 -
UPF-Demo Public
Forked from nelsoncsc/UPF-DemoUnified Power Format Demo (in System Verilog and UPF)
Stata UpdatedAug 1, 2015
{{ message }}