Skip to content
View amrkhalid-star902's full-sized avatar
Block or Report

Block or report amrkhalid-star902

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. TPU TPU Public

    In this project a Tensor Processing Unit (TPU) is implemented on FPGA

    Verilog 1

  2. AMBA-BUS-PROTOCOL AMBA-BUS-PROTOCOL Public

    In this project different bus architectures : APB , AHP , AXI that are part of AMBA (Advanced Microcontroller Bus Architecture) are implemented

    Verilog 2 1

  3. Multi_Banked_Cachce_Modeling Multi_Banked_Cachce_Modeling Public

    This repository contains a C implementation of a multi-banked cache model. The model represents a commonly used cache architecture found in various systems such as GPUs (Graphics Processing Units) …

    C 1

  4. AMROS AMROS Public

    32-bit Operating System that work in protected mode

    C++ 1

  5. FPGA_based_AES_Core FPGA_based_AES_Core Public

    This project presents an Advanced Encryption Standard (AES) core implemented in Verilog. The AES core provides a hardware-accelerated solution for encrypting and decrypting data using the AES algor…

    Verilog 1

  6. FPGA_LORENZ_ATTRACTOR FPGA_LORENZ_ATTRACTOR Public

    In this project Lorenz attractor which consists of three coupled differential equations , that their solution gives a shape of butterfly effect in 3d space , is solved on FPGA using numerical integ…

    Verilog 1