Skip to content
View akshayanr's full-sized avatar

Block or report akshayanr

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. dorm_security_lock dorm_security_lock Public

    This is a dorm security lock I built on Verilog inspired by issues I found in my freshman dorm lock.

    Verilog

  2. NASAJr_BWSI_Final_WebApp NASAJr_BWSI_Final_WebApp Public

    Forked from neilkach/NASAJr_BWSI_Final_WebApp

    Web App that can take a histopathological image as input and classify it as benign, lung adenocarcinoma, or lung squamous cell carcinoma with 98% accuracy.

    CSS

  3. portfolio portfolio Public

    HTML

  4. rtl_calculator rtl_calculator Public

    This is a 4-function RTL sequential calculator built following a diagram.

    Verilog

  5. traffic_signal_simulator traffic_signal_simulator Public

    This is a sequential traffic signal simulator built in Verilog

    Verilog

  6. munshiz/373PillDispenser munshiz/373PillDispenser Public

    Final Project for EECS 373 at the University of Michigan - Introduction to Embedded Systems Design

    C 1