Skip to content

SPI Slave for FPGA in Verilog and VHDL

License

Notifications You must be signed in to change notification settings

Zheng-Jiakun/spi-slave

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

8 Commits
 
 
 
 
 
 
 
 

Repository files navigation

spi-slave

Mode 0 verified Mode 1/2/3 not verified yet

About

SPI Slave for FPGA in Verilog and VHDL

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • Verilog 61.2%
  • SystemVerilog 38.8%