Skip to content

Structural Implementation for the ALU in Computer Architecture

License

Notifications You must be signed in to change notification settings

Ze-Ro0o/Arithmetic-Logic-Shift-Unit

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

13 Commits
 
 
 
 
 
 
 
 

Repository files navigation

Arithmetic Logic Shift Unit

Project Description

Structural Verilog Implementation for the ALU in Computer Architecture. The ALU does the following operations:

  • Adding two 4-bit numbers.
  • Subtracting two 4-bit numbers.
  • Adding 1 to a 4-bit number.
  • Subtracting 1 from a 4-bit number.
  • Bitwise ANDing two 4-bit numbers.
  • Bitwise ORing two 4-bit numbers.
  • Bitwise XORing two 4-bit numbers.
  • Bitwise NOTing a 4-bit number.
  • Arithmetic shifting right of a 4-bit number.
  • no change.

Project is done for the Computer Architecture course in FCAI-CU as a team project.

Concepts Used

  • ALU

Credits

  • Multiplixers, rightshift, ALU and main mudules are implemented by my colleague, Mohammed Adel.

About

Structural Implementation for the ALU in Computer Architecture

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published