Skip to content
View TankMasterRL's full-sized avatar
  • Västra Götaland, Sweden
Block or Report

Block or report TankMasterRL

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
18 stars written in Verilog
Clear filter

PicoRV32 - A Size-Optimized RISC-V CPU

Verilog 2,956 736 Updated Jun 27, 2024

RTL, Cmodel, and testbench for NVDLA

Verilog 1,677 561 Updated Mar 2, 2022

Verilog PCI express components

Verilog 1,031 275 Updated Apr 26, 2024

🌱 Open source ecosystem for open FPGA boards

Verilog 782 132 Updated Jun 24, 2024

Repository for basic (and not so basic) Verilog blocks with high re-use potential

Verilog 530 140 Updated Mar 15, 2018

Verilog I2C interface for FPGA implementation

Verilog 501 164 Updated Jul 15, 2024

An attempt to recreate the RP2040 PIO in an FPGA

Verilog 277 30 Updated Jun 6, 2024

A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals

Verilog 226 32 Updated Nov 29, 2018

FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.

Verilog 169 77 Updated Jan 28, 2017

Verilog module for calculation of FFT.

Verilog 151 53 Updated Aug 22, 2012

A convolutional neural network implemented in hardware (verilog)

Verilog 148 84 Updated Sep 7, 2017

A single-wire bi-directional chip-to-chip interface for FPGAs

Verilog 111 14 Updated Jul 7, 2016

The Antikernel operating system project

Verilog 110 10 Updated Apr 23, 2020

Lattice iCE40 FPGA experiments - Work in progress

Verilog 101 15 Updated Jun 30, 2021

A repo of basic Verilog/SystemVerilog modules useful in other circuits.

Verilog 20 1 Updated Nov 18, 2017

Interface for exposing raw NAND i/o over UART to enable pc-side modification.

Verilog 20 1 Updated Jan 28, 2018

A custom coprocessor and SoC for hardware security experiments in electronics.

Verilog 12 2 Updated May 20, 2017

A simple processor built as a project in my computer organization course

Verilog 4 2 Updated Apr 16, 2013