Skip to content
View Shakthi079's full-sized avatar
Block or Report

Block or report Shakthi079

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. iic_uvm_tb iic_uvm_tb Public

    Forked from troyguo/iic_uvm_tb

    I2C testbench using the UVM

    SystemVerilog 1

  2. basic_verilog basic_verilog Public

    Forked from troyguo/basic_verilog

    Must-have verilog systemverilog modules

    Verilog 1

  3. my-systemverilog-examples my-systemverilog-examples Public

    Forked from JeffDeCola/my-verilog-examples

    A place to keep my synthesizable SystemVerilog code snippets and examples.

    Verilog 1

  4. verilog-axis verilog-axis Public

    Forked from alexforencich/verilog-axis

    Verilog AXI stream components for FPGA implementation

    Python

  5. fourier-transmitter fourier-transmitter Public

    Forked from asonnino/fourier-transmitter

    A variable FPGA-based QAM transmitter with scalable mixed time and frequency domain signal processing.

    HTML

  6. verilog-dsp verilog-dsp Public

    Forked from alexforencich/verilog-dsp

    Verilog digital signal processing components

    Python