- 👋 Hi, I’m @Satjpatel
- 👀 I’m interested in Digital Design and Verification!
- 🌱 I’m currently learning DSP algorithms on FPGAs
- 💞️ I’m looking to collaborate on FPGA projects
- 📫 How to reach me: email me at [email protected]
Great men didn't kill dragons, they rode them.
-
Texas A&M University
- College Station/Gandhinagar
- https://sites.google.com/view/satpatel/home
Highlights
- Pro
Pinned Loading
-
Verilog-HDL-Useful-Codes
Verilog-HDL-Useful-Codes PublicUseful Verilog HDL Codes which can be used in multiple design systems.
Verilog 5
-
Digital-Image-Watermarking-and-Its-FPGA-Implementation
Digital-Image-Watermarking-and-Its-FPGA-Implementation PublicMy seminar topic as a part of BTech course in ECE. I would be first implementing different schemes of frequency domain watermark embedding and then implement the best one on FPGA.
-
NeuralNetworkOnFPGA
NeuralNetworkOnFPGA PublicAn initial proof of concept for neural network on FPGA
SystemVerilog 1
-
Branch-Predictor-Project
Branch-Predictor-Project PublicDone as a part of CSE-614: Computer Architecture
C++
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.