Skip to content
View RicardoATT's full-sized avatar
13 followers · 9 following

Block or report RicardoATT

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. Procesador_monociclo Procesador_monociclo Public

    RISC-V single-cycle processor written in Verilog using the Quartus tool. Implementation of bubble sort through assembly language.

    Tcl

  2. Procesador_segmentado Procesador_segmentado Public

    RISC-V pipelined processor written in Verilog using the Quartus tool. Implementation of bubble sort through assembly language. This is an advanced version of the single-cycle processor: https://git…

    Tcl

  3. Interval_scheduling_algorithms Interval_scheduling_algorithms Public

    This repository shows a Python program to solve the "Interval Scheduling" problem using different algorithms. With this project, I was admitted to the Master of Science in Computer Engineering at t…

    Jupyter Notebook

  4. SNN_rram_MICROSE SNN_rram_MICROSE Public

    Repositorio para compatir avances y simulaciones de modelos de neuronas pulsantes, redes neuronales pulsantes y simulaciones del memristor SKY130

    Shell

  5. Curso_HDL Curso_HDL Public

    This repository contains the tasks and practices performed in the Hardware Description Languages (HDL) course

    Verilog

  6. Proyectos_xschem Proyectos_xschem Public

    In this repository the projects made using the Xschem and NGSpice tool are stored.

    TeX