Block or Report
Block or report RachanaRajSunku
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abusePopular repositories Loading
-
Implementation-of-High-Level-Synthesis-Tool
Implementation-of-High-Level-Synthesis-Tool PublicDesign and implementation of a high-level synthesis tool capable of creating a synthesizable high-level state machine (HLSM) description in Verilog from a C-like sequential program supporting condi…
-
-
Virtual-software-Router
Virtual-software-Router PublicImplemented a fully functional Internet router that routes real network traffic. Implemented ARP, ICMP, and basic IP forwarding as part of the project. The router runs on top of the Virtual Network…
C
-
C-like-program-converted-to-a-custom-Verilog-implementation
C-like-program-converted-to-a-custom-Verilog-implementation PublicConverting a simple C-like sequential program into a custom Verilog controller/datapath (FSM+D) implementation which is interfaced to an existing I2C memory module.
Verilog
-
C-program-capable-of-calculating-critical-path-for-any-logic-circuit
C-program-capable-of-calculating-critical-path-for-any-logic-circuit PublicCreating a program capable of calculating the critical path for a logic circuit specified by a behavioral netlist file given a technology library file.
C++
-
System-Call-implementation
System-Call-implementation PublicThe project scope involved implementing system call in DLXOS which returns the PID of the process.
C
If the problem persists, check the GitHub status page or contact support.