Highlights
- Pro
Block or Report
Block or report RS2007
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abuseLists (5)
Sort Name ascending (A-Z)
Stars
Language
Sort by: Recently starred
a Go implementation of SimpleDB, as described by **Database design and implementation** by *Edward Sciore*
An implementation of an educational RDBMS in Go
User-space network protocol stack written in Rust
A deep-dive on the entire history of deep-learning
Solve puzzles. Improve your pytorch.
Recreating PyTorch from scratch (C/C++, CUDA and Python, with multi-GPU support and automatic differentiation!)
llama3.np is a pure NumPy implementation for Llama 3 model.
Asynchronous lightweight userspace implementation of TCP/IP stack for Tun device
A curated list of awesome JIT frameworks, libraries, software and resources
10 papers that all PhD students in programming languages ought to know, for some value of 10
A program written in C++ that emulates a bogus CPU
📚 A curated list of papers for Software Engineers
A minimal GPU design in Verilog to learn how GPUs work from the ground up
CPU (MIPS, RISC-V), ALU, Multiplier, Divider, and more...
Supplementary repository for the book "Bring Your Own Int" that implements an integer type with arbitrary length from scratch, just using booleans as bits.
RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
Tensors with automatic differentiation and JIT compilation for Python. Pequegrad is a toy deep learning library that runs on the CPU and GPU
Book to (1) learn BLang (BSV) using a RISC-V example and (2) learn to design a pipelined RISC-V CPU using BSV for HDL coding
Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)
Formal specification of RISC-V Instruction Set
This repository contains a tutorial for a quick start in how to write a register allocator using LLVM