Skip to content
View OuDret's full-sized avatar

Block or report OuDret

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

A FPGA Based CNN accelerator, following Google's TPU V1.

C++ 114 38 Updated Jul 25, 2019

WireGuard road warrior installer for Ubuntu, Debian, AlmaLinux, Rocky Linux, CentOS and Fedora

Shell 3,912 830 Updated Jun 16, 2024

build-once run-anywhere c library

C 17,697 603 Updated Sep 3, 2024

Iceman Fork - Proxmark3

C 3,757 1,006 Updated Sep 3, 2024

PVconverter is a language translation tool which can convert the commonly used physical verification programming languages to each other. The applicable PV languages include x SVRF, PVS, PVRS, etc.

C++ 13 2 Updated Sep 23, 2021

Learning to do things with the Skywater 130nm process

71 9 Updated Oct 21, 2020

Analog and power building blocks for sky130 pdk

19 Updated Mar 3, 2021

Get started with Flipper Zero by building a Custom "Hello world" plugin

C 719 45 Updated Mar 25, 2024

Official QEMU mirror. Please see https://wiki.qemu.org/Contribute/SubmitAPatch for how to submit changes to QEMU. Pull Requests are ignored. Please only use release tarballs from the QEMU website.

C 11 1 Updated Mar 5, 2024

A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy and parametric designs, to maximize circuit reuse.

C 306 21 Updated Aug 31, 2024

Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.

Python 2,944 382 Updated Sep 11, 2023

Simple strutured VERILOG netlist to SPICE netlist translator

Python 20 5 Updated May 22, 2022

KLayout Main Sources

C++ 766 198 Updated Sep 2, 2024

Breakthrough Listen REU 2023 GNU Radio materials

Jupyter Notebook 9 Updated Oct 11, 2023

Gen2 UHF RFID reader with bladeRF and GNU Radio. Tested with bladeRF-x115 and GNU Radio v3.7.13.4

Python 38 5 Updated Oct 7, 2019

Verilator open-source SystemVerilog simulator and lint system

C++ 2,421 579 Updated Sep 2, 2024

low cost software radio platform

C 6,392 1,507 Updated Aug 1, 2024

IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively supported.

Python 287 47 Updated Aug 27, 2024

🌱 Open source ecosystem for open FPGA boards

Verilog 791 133 Updated Sep 3, 2024

Learn how to design digital systems and synthesize them into an FPGA using only opensource tools

Verilog 766 194 Updated Apr 15, 2020

Spice# is a cross-platform electronic circuit simulator based on Berkeley Spice - the mother of commercial industry-standard circuit simulators.

C# 235 52 Updated Sep 1, 2024

🎈 Frontend for SondeHub Radiosonde Tracking

JavaScript 60 25 Updated Jul 26, 2024

Schematics and board layouts for an Apollo Guidance Computer replica

98 21 Updated Apr 14, 2019

Verilog simulation files for a replica of the Apollo Guidance Computer

Verilog 116 21 Updated May 2, 2022

OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/

Verilog 308 276 Updated Sep 3, 2024

OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/

Verilog 1,489 525 Updated Sep 3, 2024