Skip to content

Commit

Permalink
Merge pull request #4 from Louadria/dev
Browse files Browse the repository at this point in the history
Removed references to AXI in DpRam lib
  • Loading branch information
JimLewis committed Jul 19, 2023
2 parents d37e5ce + bb754b7 commit bd38636
Show file tree
Hide file tree
Showing 6 changed files with 11 additions and 11 deletions.
4 changes: 2 additions & 2 deletions DpRam.pro
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
# File Name: Axi4.pro
# File Name: DpRam.pro
# Revision: STANDARD VERSION
#
# Maintainer: Jim Lewis email: [email protected]
Expand All @@ -7,7 +7,7 @@
#
#
# Description:
# Script to compile the Axi4 models
# Script to compile the DpRam models
#
# Developed for:
# SynthWorks Design Inc.
Expand Down
4 changes: 2 additions & 2 deletions RunAllTests.pro
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@
# File Name: Axi4.pro
# File Name: RunAllTests.pro
# Revision: STANDARD VERSION
#
# Maintainer: Jim Lewis email: [email protected]
Expand All @@ -7,7 +7,7 @@
#
#
# Description:
# Script to compile the Axi4 models
# Script to compile the DpRam models
#
# Developed for:
# SynthWorks Design Inc.
Expand Down
2 changes: 1 addition & 1 deletion src/DpRamComponentPkg.vhd
Original file line number Diff line number Diff line change
Expand Up @@ -93,7 +93,7 @@ package DpRamComponentPkg is
Clk : In std_logic ;
nReset : In std_logic ;

-- AXI Manager Functional Interface
-- DpRam Manager Functional Interface
Address : Out std_logic_vector ;
Write : Out std_logic ;
oData : Out std_logic_vector ;
Expand Down
6 changes: 3 additions & 3 deletions testbench/TbDpRam.vhd
Original file line number Diff line number Diff line change
Expand Up @@ -9,7 +9,7 @@
--
--
-- Description:
-- Simple AXI Lite Manager Model
-- Simple DpRam Manager Model
--
--
-- Developed by:
Expand Down Expand Up @@ -142,7 +142,7 @@ begin
Clk => Clk ,
nReset => nReset,

-- AXI Manager Functional Interface
-- DpRam Manager Functional Interface
Address => AddrA ,
Write => WriteA ,
oData => DataInA ,
Expand All @@ -160,7 +160,7 @@ begin
Clk => Clk ,
nReset => nReset,

-- AXI Manager Functional Interface
-- DpRam Manager Functional Interface
Address => AddrB ,
Write => WriteB ,
oData => DataInB ,
Expand Down
4 changes: 2 additions & 2 deletions testbench/TbDpRam_BasicReadWrite.vhd
Original file line number Diff line number Diff line change
Expand Up @@ -83,7 +83,7 @@ begin

------------------------------------------------------------
-- Manager1Proc
-- Generate transactions for AxiManager
-- Generate transactions for DpRamManager
------------------------------------------------------------
Manager1Proc : process
variable Data : std_logic_vector(DATA_WIDTH-1 downto 0) ;
Expand Down Expand Up @@ -137,7 +137,7 @@ begin

------------------------------------------------------------
-- Manager2Proc
-- Generate transactions for AxiManager
-- Generate transactions for DpRamManager
------------------------------------------------------------
Manager2Proc : process
variable Data : std_logic_vector(DATA_WIDTH-1 downto 0) ;
Expand Down
2 changes: 1 addition & 1 deletion testbench/testbench.pro
Original file line number Diff line number Diff line change
Expand Up @@ -7,7 +7,7 @@
#
#
# Description:
# Script to run one Axi4 test
# Script to run one DpRam test
#
# Developed for:
# SynthWorks Design Inc.
Expand Down

0 comments on commit bd38636

Please sign in to comment.