🎮
Focusing
RTL Designer.
Trying to command pieces of silicon.
Range of interest: FPGA, ASIC, CPU, GPU.
- Saint-Petersburg
Block or Report
Block or report Naixr1m
Report abuse
Contact GitHub support about this user’s behavior. Learn more about reporting abuse.
Report abusePopular repositories Loading
-
the-art-of-command-line
the-art-of-command-line PublicForked from jlevy/the-art-of-command-line
Master the command line, in one page
-
verilog-coding-style
verilog-coding-style PublicForked from johan92/verilog-coding-style
Verilog (SystemVerilog) coding style
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.